Jump to main content
AVR32SD20/28/32 Preliminary Data Sheet
Search
Product Pages
AVR32SD20
AVR32SD28
AVR32SD32
Home
44
UPDI - Unified Program and Debug Interface
44.3
Functional Description
44.3.2
Operation
44.3.2.1
UPDI Enabling
Introduction
Features
AVR® SD
Family Overview
1
Functional Safety Concept
2
Security Concept
3
Block Diagram
4
Pinout
5
I/O Multiplexing and Considerations
6
Hardware Guidelines
7
Power Supply
8
Conventions
9
BOOTROM - Boot ROM Code
10
AVR® CPU
11
BUSMATRIX - Bus Matrix
12
Memories
13
Peripherals and Architecture
14
Getting Started with Software Development
15
GPR - General Purpose Registers
16
NVMCTRL - Nonvolatile Memory Controller
17
RAMCTRL - RAM Controller
18
CLKCTRL - Clock Controller
19
SLPCTRL - Sleep Controller
20
RSTCTRL - Reset Controller
21
CPUINT - CPU Interrupt Controller
22
ERRCTRL - Error Controller
23
EVSYS - Event System
24
PORTMUX - Port Multiplexer
25
PORT - I/O Pin Configuration
26
MVIO - Multi-Voltage I/O
27
BOD - Brown-out Detector
28
VREF - Voltage Reference
29
WDT - Watchdog Timer
30
SWDT - Synchronous Watchdog Timer
31
TCA - 16-bit Timer/Counter Type A
32
TCB - 16-Bit Timer/Counter Type B
33
TCD - 12-Bit Timer/Counter Type D
34
RTC - Real-Time Counter
35
USART - Universal Synchronous and Asynchronous Receiver and Transmitter
36
SPI - Serial Peripheral Interface
37
TWI - Two-Wire Interface
38
CRCSCAN - Cyclic Redundancy Check Memory Scan
39
CCL - Configurable Custom Logic
40
AC - Analog Comparator
41
ADC - Analog-to-Digital Converter
42
DAC - Digital-to-Analog Converter
43
ZCD - Zero-Cross Detector
44
UPDI - Unified Program and Debug Interface
44.1
Features
44.2
Overview
44.3
Functional Description
44.3.1
Principle of Operation
44.3.2
Operation
44.3.2.1
UPDI Enabling
44.3.2.1.1
One-Wire Enable
44.3.2.2
UPDI Disabling
44.3.2.3
UPDI Communication Error Handling
44.3.2.4
Direction Change
44.3.3
UPDI Instruction Set
44.3.4
CRC Checking of Flash During Boot
44.3.5
System Clock Measurement with UPDI
44.3.6
Inter-Byte Delay
44.3.7
System Information Block
44.3.8
Enabling of Key Protected Interfaces
44.3.9
Events
44.3.10
Sleep Mode Operation
44.4
Register Summary
44.5
Register Description
45
Instruction Set Summary
46
Electrical Characteristics
47
Characteristics Graphs
48
Ordering Information
49
Package Drawings
50
Data Sheet Revision History
Microchip Information
44.3.2.1 UPDI Enabling
