Jump to main content

32-bit Arm® Cortex®-M4F MCUs with 1 Msps 12-bit ADC, QSPI, USB, Ethernet, and PTC

ATSAMD51G18A ATSAMD51G19A ATSAMD51J18A ATSAMD51J19A ATSAMD51J20A ATSAMD51N19A ATSAMD51N20A ATSAMD51P19A ATSAMD51P20A ATSAME51G18A ATSAME51G19A ATSAME51J18A ATSAME51J19A ATSAME51J20A ATSAME51N19A ATSAME51N20A ATSAME53J18A ATSAME53J19A ATSAME53J20A ATSAME53N19A ATSAME53N20A ATSAME54N19A ATSAME54N20A ATSAME54P19A ATSAME54P20A

Home
24 GMAC - Ethernet MAC
24.9 Register Description

Features
1 Configuration Summary
2 Ordering Information
3 Block Diagram
4 Pinout
5 Signal Descriptions List
6 I/O Multiplexing and Considerations
7 Power Supply and Start-Up Considerations
8 Product Memory Mapping Overview
9 Memories
10 Processor and Architecture
11 CMCC - Cortex M Cache Controller
12 DSU - Device Service Unit
13 Clock System
14 GCLK - Generic Clock Controller
15 MCLK – Main Clock
16 RSTC – Reset Controller
17 RAMECC – RAM Error Correction Code (ECC)
18 PM – Power Manager
19 SUPC – Supply Controller
20 WDT – Watchdog Timer
21 RTC – Real-Time Counter
22 DMAC – Direct Memory Access Controller
23 EIC – External Interrupt Controller
24 GMAC - Ethernet MAC
- 24.1 Description
- 24.2 Features
- 24.3 Block Diagram
- 24.4 Signal Description
- 24.5 Product Dependencies
- 24.6 Functional Description
- 24.7 Programming Interface
- 24.8 Register Summary
- 24.9 Register Description
  - 24.9.1 GMAC Network Control Register
    GMAC Network Control Register
  - 24.9.2 GMAC Network Configuration Register
    GMAC Network Configuration Register
  - 24.9.3 GMAC Network Status Register
    GMAC Network Status Register
  - 24.9.4 GMAC User Register
    GMAC User Register
  - 24.9.5 GMAC DMA Configuration Register
    GMAC DMA Configuration Register
  - 24.9.6 GMAC Transmit Status Register
    GMAC Transmit Status Register
  - 24.9.7 GMAC Receive Buffer Queue Base Address Register
    GMAC Receive Buffer Queue Base Address Register
  - 24.9.8 GMAC Transmit Buffer Queue Base Address Register
    GMAC Transmit Buffer Queue Base Address Register
  - 24.9.9 GMAC Receive Status Register
    GMAC Receive Status Register
  - 24.9.10 GMAC Interrupt Status Register
    GMAC Interrupt Status Register
  - 24.9.11 GMAC Interrupt Enable Register
    GMAC Interrupt Enable Register
  - 24.9.12 GMAC Interrupt Disable Register
    GMAC Interrupt Disable Register
  - 24.9.13 GMAC Interrupt Mask Register
    GMAC Interrupt Mask Register
  - 24.9.14 GMAC PHY Maintenance Register
    GMAC PHY Maintenance Register
  - 24.9.15 GMAC Receive Pause Quantum Register
    GMAC Receive Pause Quantum Register
  - 24.9.16 GMAC Transmit Pause Quantum Register
    GMAC Transmit Pause Quantum Register
  - 24.9.17 GMAC TX Partial Store and Forward Register
    GMAC TX Partial Store and Forward Register
  - 24.9.18 GMAC RX Partial Store and Forward Register
    GMAC RX Partial Store and Forward Register
  - 24.9.19 GMAC RX Jumbo Frame Max Length Register
    GMAC RX Jumbo Frame Max Length Register
  - 24.9.20 GMAC Hash Register Bottom
    GMAC Hash Register Bottom
  - 24.9.21 GMAC Hash Register Top
    GMAC Hash Register Top
  - 24.9.22 GMAC Specific Address n Bottom Register
    GMAC Specific Address n Bottom Register
  - 24.9.23 GMAC Specific Address n Top Register
    GMAC Specific Address n Top Register
  - 24.9.24 GMAC Type ID Match n Register
    GMAC Type ID Match n Register
  - 24.9.25 GMAC Wake on LAN Register
    GMAC Wake on LAN Register
  - 24.9.26 GMAC IPG Stretch Register
    GMAC IPG Stretch Register
  - 24.9.27 GMAC Stacked VLAN Register
    GMAC Stacked VLAN Register
  - 24.9.28 GMAC Transmit PFC Pause Register
    GMAC Transmit PFC Pause Register
  - 24.9.29 GMAC Specific Address 1 Mask Bottom
    GMAC Specific Address 1 Mask Bottom
  - 24.9.30 GMAC Specific Address Mask 1 Top
    GMAC Specific Address Mask 1 Top
  - 24.9.31 GMAC 1588 Timer Nanosecond Comparison Register
    GMAC 1588 Timer Nanosecond Comparison Register
  - 24.9.32 GMAC 1588 Timer Second Comparison Low Register
    GMAC 1588 Timer Second Comparison Low Register
  - 24.9.33 GMAC 1588 Timer Second Comparison High Register
    GMAC 1588 Timer Second Comparison High Register
  - 24.9.34 GMAC PTP Event Frame Transmitted Seconds High Register
    GMAC PTP Event Frame Transmitted Seconds High Register
  - 24.9.35 GMAC PTP Event Frame Received Seconds High Register
    GMAC PTP Event Frame Received Seconds High Register
  - 24.9.36 GMAC PTP Peer Event Frame Transmitted Seconds High Register
    GMAC PTP Peer Event Frame Transmitted Seconds High Register
  - 24.9.37 GMAC PTP Peer Event Frame Received Seconds High Register
    GMAC PTP Peer Event Frame Received Seconds High Register
  - 24.9.38 GMAC Octets Transmitted Low Register
    GMAC Octets Transmitted Low Register
  - 24.9.39 GMAC Octets Transmitted High Register
    GMAC Octets Transmitted High Register
  - 24.9.40 GMAC Frames Transmitted
    GMAC Frames Transmitted
  - 24.9.41 GMAC Broadcast Frames Transmitted Register
    GMAC Broadcast Frames Transmitted Register
  - 24.9.42 GMAC Multicast Frames Transmitted Register
    GMAC Multicast Frames Transmitted Register
  - 24.9.43 GMAC Pause Frames Transmitted Register
    GMAC Pause Frames Transmitted Register
  - 24.9.44 GMAC 64 Byte Frames Transmitted Register
    GMAC 64 Byte Frames Transmitted Register
  - 24.9.45 GMAC 65 to 127 Byte Frames Transmitted Register
    GMAC 65 to 127 Byte Frames Transmitted Register
  - 24.9.46 GMAC 128 to 255 Byte Frames Transmitted Register
    GMAC 128 to 255 Byte Frames Transmitted Register
  - 24.9.47 GMAC 256 to 511 Byte Frames Transmitted Register
    GMAC 256 to 511 Byte Frames Transmitted Register
  - 24.9.48 GMAC 512 to 1023 Byte Frames Transmitted Register
    GMAC 512 to 1023 Byte Frames Transmitted Register
  - 24.9.49 GMAC 1024 to 1518 Byte Frames Transmitted Register
    GMAC 1024 to 1518 Byte Frames Transmitted Register
  - 24.9.50 GMAC Greater Than 1518 Byte Frames Transmitted Register
    GMAC Greater Than 1518 Byte Frames Transmitted Register
  - 24.9.51 GMAC Transmit Underruns Register
    GMAC Transmit Underruns Register
  - 24.9.52 GMAC Single Collision Frames Register
    GMAC Single Collision Frames Register
  - 24.9.53 GMAC Multiple Collision Frames Register
    GMAC Multiple Collision Frames Register
  - 24.9.54 GMAC Excessive Collisions Register
    GMAC Excessive Collisions Register
  - 24.9.55 GMAC Late Collisions Register
    GMAC Late Collisions Register
  - 24.9.56 GMAC Deferred Transmission Frames Register
    GMAC Deferred Transmission Frames Register
  - 24.9.57 GMAC Carrier Sense Errors Register
    GMAC Carrier Sense Errors Register
  - 24.9.58 GMAC Octets Received Low Register
    GMAC Octets Received Low Register
  - 24.9.59 GMAC Octets Received High Register
    GMAC Octets Received High Register
  - 24.9.60 GMAC Frames Received Register
    GMAC Frames Received Register
  - 24.9.61 GMAC Broadcast Frames Received Register
    GMAC Broadcast Frames Received Register
  - 24.9.62 GMAC Multicast Frames Received Register
    GMAC Multicast Frames Received Register
  - 24.9.63 GMAC Pause Frames Received Register
    GMAC Pause Frames Received Register
  - 24.9.64 GMAC 64 Byte Frames Received Register
    GMAC 64 Byte Frames Received Register
  - 24.9.65 GMAC 65 to 127 Byte Frames Received Register
    GMAC 65 to 127 Byte Frames Received Register
  - 24.9.66 GMAC 128 to 255 Byte Frames Received Register
    GMAC 128 to 255 Byte Frames Received Register
  - 24.9.67 GMAC 256 to 511 Byte Frames Received Register
    GMAC 256 to 511 Byte Frames Received Register
  - 24.9.68 GMAC 512 to 1023 Byte Frames Received Register
    GMAC 512 to 1023 Byte Frames Received Register
  - 24.9.69 GMAC 1024 to 1518 Byte Frames Received Register
    GMAC 1024 to 1518 Byte Frames Received Register
  - 24.9.70 GMAC 1519 to Maximum Byte Frames Received Register
    GMAC 1519 to Maximum Byte Frames Received Register
  - 24.9.71 GMAC Undersized Frames Received Register
    GMAC Undersized Frames Received Register
  - 24.9.72 GMAC Oversized Frames Received Register
    GMAC Oversized Frames Received Register
  - 24.9.73 GMAC Jabbers Received Register
    GMAC Jabbers Received Register
  - 24.9.74 GMAC Frame Check Sequence Errors Register
    GMAC Frame Check Sequence Errors Register
  - 24.9.75 GMAC Length Field Frame Errors Register
    GMAC Length Field Frame Errors Register
  - 24.9.76 GMAC Receive Symbol Errors Register
    GMAC Receive Symbol Errors Register
  - 24.9.77 GMAC Alignment Errors Register
    GMAC Alignment Errors Register
  - 24.9.78 GMAC Receive Resource Errors Register
    GMAC Receive Resource Errors Register
  - 24.9.79 GMAC Receive Overruns Register
    GMAC Receive Overruns Register
  - 24.9.80 GMAC IP Header Checksum Errors Register
    GMAC IP Header Checksum Errors Register
  - 24.9.81 GMAC TCP Checksum Errors Register
    GMAC TCP Checksum Errors Register
  - 24.9.82 GMAC UDP Checksum Errors Register
    GMAC UDP Checksum Errors Register
  - 24.9.83 GMAC 1588 Timer Increment Sub-nanoseconds Register
    GMAC 1588 Timer Increment Sub-nanoseconds Register
  - 24.9.84 GMAC 1588 Timer Seconds High Register
    GMAC 1588 Timer Seconds High Register
  - 24.9.85 GMAC 1588 Timer Seconds Low Register
    GMAC 1588 Timer Seconds Low Register
  - 24.9.86 1588 Timer Sync Strobe Seconds [31:0] Register
    1588 Timer Sync Strobe Seconds [31:0] Register
  - 24.9.87 GMAC 1588 Timer Sync Strobe Nanoseconds Register
    GMAC 1588 Timer Sync Strobe Nanoseconds Register
  - 24.9.88 GMAC 1588 Timer Nanoseconds Register
    GMAC 1588 Timer Nanoseconds Register
  - 24.9.89 GMAC 1588 Timer Adjust Register
    GMAC 1588 Timer Adjust Register
  - 24.9.90 GMAC IEEE 1588 Timer Increment Register
    GMAC IEEE 1588 Timer Increment Register
  - 24.9.91 GMAC PTP Event Frame Transmitted Seconds Low Register
    GMAC PTP Event Frame Transmitted Seconds Low Register
  - 24.9.92 GMAC PTP Event Frame Transmitted Nanoseconds Register
    GMAC PTP Event Frame Transmitted Nanoseconds Register
  - 24.9.93 GMAC PTP Event Frame Received Seconds Low Register
    GMAC PTP Event Frame Received Seconds Low Register
  - 24.9.94 GMAC PTP Event Frame Received Nanoseconds Register
    GMAC PTP Event Frame Received Nanoseconds Register
  - 24.9.95 GMAC PTP Peer Event Frame Transmitted Seconds Low Register
    GMAC PTP Peer Event Frame Transmitted Seconds Low Register
  - 24.9.96 GMAC PTP Peer Event Frame Transmitted Nanoseconds Register
    GMAC PTP Peer Event Frame Transmitted Nanoseconds Register
  - 24.9.97 GMAC PTP Peer Event Frame Received Seconds Low Register
    GMAC PTP Peer Event Frame Received Seconds Low Register
  - 24.9.98 GMAC PTP Peer Event Frame Received Nanoseconds Register
    GMAC PTP Peer Event Frame Received Nanoseconds Register
  - 24.9.99 Received LPI Transitions
    Received LPI Transitions
  - 24.9.100 Received LPI Time
    Received LPI Time
  - 24.9.101 Transmit LPI Transitions
    Transmit LPI Transitions
  - 24.9.102 Transmit LPI Time
    Transmit LPI Time
25 NVMCTRL – Nonvolatile Memory Controller
26 ICM - Integrity Check Monitor
27 PAC - Peripheral Access Controller
28 OSCCTRL – Oscillators Controller
29 OSC32KCTRL – 32KHz Oscillators Controller
30 FREQM – Frequency Meter
31 Event System (EVSYS)
32 PORT - I/O Pin Controller
33 SERCOM – Serial Communication Interface
34 SERCOM USART - SERCOM Synchronous and Asynchronous Receiver and Transmitter
35 SERCOM SPI – SERCOM Serial Peripheral Interface
36 SERCOM I²C – Inter-Integrated Circuit
37 QSPI - Quad Serial Peripheral Interface
38 USB – Universal Serial Bus
39 CAN - Control Area Network
40 SD/MMC Host Controller (SDHC)
41 Configurable Custom Logic (CCL)
42 AES – Advanced Encryption Standard
43 Public Key Cryptography Controller (PUKCC)
44 TRNG – True Random Number Generator
45 ADC – Analog-to-Digital Converter
46 AC – Analog Comparators
47 DAC – Digital-to-Analog Converter
48 Timer/Counter (TC)
49 TCC – Timer/Counter for Control Applications
50 PTC - Peripheral Touch Controller
51 Inter-IC (I² S) Sound Controller
52 PCC - Parallel Capture Controller
53 PDEC – Position Decoder
54 Electrical Characteristics at 85°C
55 Electrical Characteristics at 105°C
56 Electrical Characteristics at 125°C
57 AEC Q-100 Grade 1, 125°C Electrical Characteristics
58 Appendix A
59 Packaging Information
60 Schematic Checklist
61 Conventions
62 Acronyms and Abbreviations
63 Product Identification System
64 Revision History
Microchip Information

24.9 Register Description

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company

Careers

Contact Us

Media Center

Investor Relations

Corporate Responsibility

Support

Microchip Forums

AVR Freaks

Design Help

Technical Support

Export Control Data

PCNs

Quick Links

microchipDIRECT.com

Microchip University

myMicrochip

Blogs

Reference Designs

Parametric Search

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Twitter

Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use

Privacy Notice

Legal

Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon

California Consumer Privacy Act (CCPA) Opt-Out Icon