4.7 Power Supply DC Module Electrical Specifications
AC Characteristics | Standard Operating Conditions: VDDIO = VDDANA 1.9-3.6V (unless otherwise stated) Operating Temperature: -40°C ≤ TA ≤ +85°C for Industrial Temp | ||||||
---|---|---|---|---|---|---|---|
Param. No. | Symbol | Characteristics | Min. | Typ. | Max. | Units | Conditions |
REG_36 | VDDCORE | VDDCORE voltage range | — | 1.2 | — | V | — |
REG_37 | VDD(1) | VDD input voltage range | 1.9 | 3.3 | 3.6 | V | — |
REG_39 | VDDANA(1) | VDDANA input voltage range | 1.9 | 3.3 | 3.6 | V | — |
REG_43 | SVDDIO_R | VDDIO rise ramp rate to ensure internal Power-on Reset signal | — | 0.1 | — | V/µs | Failure to meet this specification may lead to start-up or unexpected behaviors |
REG_44 | SVDDIO_F | VDDIO falling ramp rate to ensure internal Power-on Reset signal | — | — | — | V/µs | Failure to meet this specification may cause the device to not detect reset |
REG_45 | VP0R+ | Power-on Reset | — | 1.5 | — | V | VDDIO power-up/down (See Param REG43, VDDIO Ramp Rate) |
REG_45_A | VP0R- | Power-on Reset | — | 1.5 | — | V | VDDIO Power-up/down (See Param REG43, VDDIO Ramp Rate) |
REG_47 | VBOR33(1) | VDDIO BOR (All modes)(1) | — | 1.7 | — | V | — |
REG_48 | VBOR12 | BOR of the 1.2V regulator | — | 1.0 | — | V | — |
REG_48A | VZBPOR33 | Zero power BOR | — | 1.8 | — | V | — |
REG_53 | TRST(2) | External RESET valid active pulse width | — | 11 | — | µs | Minimum Reset active time to guarantee module Reset. Reset filter circuit inside Module |
REG_58 | BOR_DELAY | Width of the BOR event | — | 488 | — | µs | — |
Note:
|