58.6.5 Static Memory Controller (SMC)

Timings are given in the following domains:

1.8V domain: VDDIO from 1.7V to 1.95V, maximum external capacitor = 15 pF, DRV= 1, SR = 0
3.3V domain: VDDIO from 3.00V to 3.6V, maximum external capacitor = 15 pF, DRV= 0, SR = 0

Timings are given assuming a capacitance load on data, control and address output lines.

In the following tables, t_CPMCK is MCK period.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.