Jump to main content
SAMR30 IEEE® 802.15.4™ Sub-1GHz Module Data Sheet
Search
Home
7
Module Description
7.1
Physical Layer Modes
Introduction
Features
1
Ordering Information and Module Marking
2
Package Information
3
Module Block Diagram
4
Pinout Information
5
Nonvolatile Memory Information
6
Boot Loader
7
Module Description
7.1
Physical Layer Modes
7.1.1
Spreading, Modulation and Pulse Shaping
7.1.2
Recommended PHY Modulation Modes for Different Frequency Bands
7.1.3
Configuration
7.1.4
Symbol Period
7.1.5
Proprietary High Data Rate Modes
7.2
Receiver (RX)
7.3
Transmitter (TX)
7.4
Frame Buffer
7.5
Crystal Oscillator (XOSC) and Clock Output (CLKM)
7.6
Frequency Synthesizer (PLL)
7.7
Automatic Filter Tuning (FTN)
8
Radio Transceiver Usage
9
Electrical Characteristics
10
Mechanical Description
11
Design Considerations
12
Application Reference Design
13
Regulatory Approval
14
Continuous Transmission Test Mode Errata
15
Reference Documentation
16
Document Revision History
Microchip Information
7.1 Physical Layer Modes
