7.3.3 VHDL Synthesis-Based Design Flow Illustrated
The following figure shows the VHDL synthesis-based design flow for an Actel device using the Powerview and Designer Series software.
The grey boxes in the preceding denote Actel-specific utilities/tools.
