11.1 Design Flow

This chapter illustrates and describes the basic design flow for creating Microchip designs using HDL synthesis and simulation tools.

Figure illustrates the HDL synthesis-based design flow for an Microchip FPGA using third party CAE tools and Designer software.