15.6.8 APBC Mask

Name: APBCMASK
Offset: 0x1C
Reset: 0x08000000
Property: PAC Write-Protection

Bit 3130292827262524 
     SMBISTPDECICM  
Access R/WR/WR/W 
Reset 100 
Bit 2322212019181716 
  CCLPTCDACACADC1ADC0TC4 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000000 
Bit 15141312111098 
 TC3TC2TC1TC0TCC2TCC1TCC0  
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000000 
Bit 76543210 
  SERCOM5SERCOM4SERCOM3SERCOM2SERCOM1SERCOM0EVSYS 
Access R/WR/WR/WR/WR/WR/WR/W 
Reset 0000000 

Bit 27 – SMBIST SMBIST APBC Clock Enable

ValueDescription
0 The APBC clock for the SMBIST is stopped.
1 The APBC clock for the SMBIST is enabled.

Bit 26 – PDEC PDEC APBC Clock Enable

ValueDescription
0 The APBC clock for the PDEC is stopped.
1 The APBC clock for the PDEC is enabled.

Bit 25 – ICM ICM APBC Clock Enable

ValueDescription
0 The APBC clock for the ICM is stopped.
1 The APBC clock for the ICM is enabled.

Bit 22 – CCL CCL APBC Clock Enable

ValueDescription
0 The APBC clock for the CCL is stopped.
1 The APBC clock for the CCL is enabled.

Bit 21 – PTC PTC APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the PTC is stopped.
1 The APBC clock for the PTC is enabled.

Bit 20 – DAC DAC APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the DAC is stopped.
1 The APBC clock for the DAC is enabled.

Bit 19 – AC AC APBC Clock Enable

ValueDescription
0 The APBC clock for the AC is stopped.
1 The APBC clock for the AC is enabled.

Bit 18 – ADC1 ADC1 APBC Clock Enable

ValueDescription
0 The APBC clock for the ADC1 is stopped.
1 The APBC clock for the ADC1 is enabled.

Bit 17 – ADC0 ADC0 APBC Clock Enable

ValueDescription
0 The APBC clock for the ADC0 is stopped.
1 The APBC clock for the ADC0 is enabled.

Bit 16 – TC4 TC4 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TC4 is stopped.
1 The APBC clock for the TC4 is enabled.

Bit 15 – TC3 TC3 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TC3 is stopped.
1 The APBC clock for the TC3 is enabled.

Bit 14 – TC2 TC2 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TC2 is stopped.
1 The APBC clock for the TC2 is enabled.

Bit 13 – TC1 TC1 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TC1 is stopped.
1 The APBC clock for the TC1 is enabled.

Bit 12 – TC0 TC0 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TC0 is stopped.
1 The APBC clock for the TC0 is enabled.

Bit 11 – TCC2 TCC2 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TCC2 is stopped.
1 The APBC clock for the TCC2 is enabled.

Bit 10 – TCC1 TCC1 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TCC1 is stopped.
1 The APBC clock for the TCC1 is enabled.

Bit 9 – TCC0 TCC0 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the TCC0 is stopped.
1 The APBC clock for the TCC0 is enabled.

Bit 6 – SERCOM5 SERCOM5 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM5 is stopped.
1 The APBC clock for the SERCOM5 is enabled.

Bit 5 – SERCOM4 SERCOM4 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM4 is stopped.
1 The APBC clock for the SERCOM4 is enabled.

Bit 4 – SERCOM3 SERCOM3 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM3 is stopped.
1 The APBC clock for the SERCOM3 is enabled.

Bit 3 – SERCOM2 SERCOM2 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM2 is stopped.
1 The APBC clock for the SERCOM2 is enabled.

Bit 2 – SERCOM1 SERCOM1 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM1 is stopped.
1 The APBC clock for the SERCOM1 is enabled.

Bit 1 – SERCOM0 SERCOM0 APBC Mask Clock Enable

ValueDescription
0 The APBC clock for the SERCOM0 is stopped.
1 The APBC clock for the SERCOM0 is enabled.

Bit 0 – EVSYS EVSYS APBC Clock Enable

ValueDescription
0 The APBC clock for the EVSYS is stopped.
1 The APBC clock for the EVSYS is enabled.