14.7 Register Summary

Refer to the Registers Description section for more details on register properties and access permissions.


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	CTRLA	7:0								SWRST
0x01 ... 0x03	Reserved
0x04	SYNCBUSY	31:24
		23:16
		15:8						GENCTRL8	GENCTRL7	GENCTRL6
		7:0	GENCTRL5	GENCTRL4	GENCTRL3	GENCTRL2	GENCTRL1	GENCTRL0		SWRST
0x08 ... 0x1F	Reserved
0x20	GENCTRL0	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x24	GENCTRL1	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x28	GENCTRL2	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x2C	GENCTRL3	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x30	GENCTRL4	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x34	GENCTRL5	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x38	GENCTRL6	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x3C	GENCTRL7	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x40	GENCTRL8	31:24	DIV[15:8]
		23:16	DIV[7:0]
		15:8			RUNSTDBY	DIVSEL	OE	OOV	IDC	GENEN
		7:0				SRC[4:0]
0x44 ... 0x7F	Reserved
0x80	PCHCTRL0	31:24
		23:16
		15:8
		7:0	WRTLOCK	CHEN			GEN[3:0]
...
0x0128	PCHCTRL42	31:24
		23:16
		15:8
		7:0	WRTLOCK	CHEN			GEN[3:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.