15.6.6 Fault Injection Pointer Register

Table 15-7. Register Bit Attribute Legend
Symbol	Description	Symbol	Description	Symbol	Description
R	Readable bit	HC	Cleared by Hardware	(Grey cell)	Unimplemented
W	Writable bit	HS	Set by Hardware	X	Bit is unknown at Reset
K	Write to clear	S	Software settable bit	—	—

Name:	MCRAMC_FLTPTR
Offset:	0x18
Reset:	0x00000000
Property:	RW


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16
	FLT2PTR[7:0]
Access
Reset	0	0	0	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8

Access
Reset


Bit	7	6	5	4	3	2	1	0
	FLT1PTR[7:0]
Access
Reset	0	0	0	0	0	0	0	0

Bits 23:16 – FLT2PTR[7:0] Double Fault Injection Bit Pointer

Bits 7:0 – FLT1PTR[7:0] Single Fault Injection Bit Pointer

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.