33.7.19 ADERR

ADC Setpoint Error Register. ADC Setpoint Error calculation is determined by the ADCALC bits.

Name:	ADERR
Offset:	0xF6E


Bit	15	14	13	12	11	10	9	8
	ADERRH[7:0]
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	ADERRL[7:0]
Access	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0

Bits 15:8 – ADERRH[7:0]

ADC Setpoint Error MSB

Bits 7:0 – ADERRL[7:0]

ADC Setpoint Error LSB

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.