Jump to main content
tinyAVR® 1-series ATtiny212/214/412/414 Automotive
Introduction
Features
1 Silicon Errata and Data Sheet Clarification Document
2 tinyAVR® 1-series Overview
2.1 Configuration Summary
3 Block Diagram
4 Pinout
4.1 8-Pin SOIC
4.2 14-Pin SOIC
5 I/O Multiplexing and Considerations
5.1 Multiplexed Signals
6 Automotive Quality Grade
7 Memories
7.1 Overview
7.2 Memory Map
7.3 In-System Reprogrammable Flash Program Memory
7.4 SRAM Data Memory
7.5 EEPROM Data Memory
7.6 User Row
7.7 Signature Bytes
7.8 I/O Memory
7.9 Memory Section Access from CPU and UPDI on Locked Device
7.10 Configuration and User Fuses (FUSE)
8 Peripherals and Architecture
8.1 Peripheral Address Map
8.2 Interrupt Vector Mapping
8.3 System Configuration (SYSCFG)
9 AVR® CPU
9.1 Features
9.2 Overview
9.3 Architecture
9.4 Arithmetic Logic Unit (ALU)
9.5 Functional Description
9.6 Register Summary
9.7 Register Description
10 NVMCTRL - Nonvolatile Memory Controller
10.1 Features
10.2 Overview
10.3 Functional Description
10.4 Register Summary
10.5 Register Description
11 CLKCTRL - Clock Controller
11.1 Features
11.2 Overview
11.3 Functional Description
11.4 Register Summary
11.5 Register Description
12 SLPCTRL - Sleep Controller
12.1 Features
12.2 Overview
12.3 Functional Description
12.4 Register Summary
12.5 Register Description
13 RSTCTRL - Reset Controller
13.1 Features
13.2 Overview
13.3 Functional Description
13.4 Register Summary
13.5 Register Description
14 CPUINT - CPU Interrupt Controller
14.1 Features
14.2 Overview
14.3 Functional Description
14.4 Register Summary
14.5 Register Description
15 EVSYS - Event System
15.1 Features
15.2 Overview
15.3 Functional Description
15.4 Register Summary
15.5 Register Description
16 PORTMUX - Port Multiplexer
16.1 Overview
16.2 Register Summary
16.3 Register Description
17 PORT - I/O Pin Configuration
17.1 Features
17.2 Overview
17.3 Functional Description
17.4 Register Summary - PORTx
17.5 Register Description - PORTx
17.6 Register Summary - VPORTx
17.7 Register Description - VPORTx
18 BOD - Brown-out Detector
18.1 Features
18.2 Overview
18.3 Functional Description
18.4 Register Summary
18.5 Register Description
19 VREF - Voltage Reference
19.1 Features
19.2 Overview
19.3 Functional Description
19.4 Register Summary
19.5 Register Description
20 WDT - Watchdog Timer
20.1 Features
20.2 Overview
20.3 Functional Description
20.4 Register Summary - WDT
20.5 Register Description
21 TCA - 16-bit Timer/Counter Type A
21.1 Features
21.2 Overview
21.3 Functional Description
21.4 Register Summary - Normal Mode
21.5 Register Description - Normal Mode
21.6 Register Summary - Split Mode
21.7 Register Description - Split Mode
22 TCB - 16-bit Timer/Counter Type B
22.1 Features
22.2 Overview
22.3 Functional Description
22.4 Register Summary
22.5 Register Description
23 TCD - 12-Bit Timer/Counter Type D
23.1 Features
23.2 Overview
23.3 Functional Description
23.4 Register Summary
23.5 Register Description
24 RTC - Real-Time Counter
24.1 Features
24.2 Overview
24.3 Clocks
24.4 RTC Functional Description
24.5 PIT Functional Description
24.6 Events
24.7 Interrupts
24.8 Sleep Mode Operation
24.9 Synchronization
24.10 Debug Operation
24.11 Register Summary
24.12 Register Description
25 USART - Universal Synchronous and Asynchronous Receiver and Transmitter
25.1 Features
25.2 Overview
25.3 Functional Description
25.4 Register Summary
25.5 Register Description
26 SPI - Serial Peripheral Interface
26.1 Features
26.2 Overview
26.3 Functional Description
26.4 Register Summary
26.5 Register Description
27 TWI - Two-Wire Interface
27.1 Features
27.2 Overview
27.3 Functional Description
27.4 Register Summary
27.5 Register Description
28 CRCSCAN - Cyclic Redundancy Check Memory Scan
28.1 Features
28.2 Overview
28.3 Functional Description
28.4 Register Summary - CRCSCAN
28.5 Register Description
29 CCL - Configurable Custom Logic
29.1 Features
29.2 Overview
29.3 Functional Description
29.4 Register Summary
29.5 Register Description
30 AC - Analog Comparator
30.1 Features
30.2 Overview
30.3 Functional Description
30.4 Register Summary
30.5 Register Description
31 ADC - Analog-to-Digital Converter
31.1 Features
31.2 Overview
31.3 Functional Description
31.4 Register Summary - ADCn
31.5 Register Description
32 DAC - Digital-to-Analog Converter
32.1 Features
32.2 Overview
32.3 Functional Description
32.4 Register Summary
32.5 Register Description
33 UPDI - Unified Program and Debug Interface
33.1 Features
33.2 Overview
33.3 Functional Description
33.4 Register Summary
33.5 Register Description
34 Instruction Set Summary
35 Conventions
35.1 Numerical Notation
35.2 Memory Size and Type
35.3 Frequency and Time
35.4 Registers and Bits
35.5 ADC Parameter Definitions
36 Electrical Characteristics
36.1 Disclaimer
36.2 Absolute Maximum Ratings
36.3 General Operating Ratings
36.4 Power Consumption
36.5 Wake-Up Time
36.6 Peripherals Power Consumption
36.7 BOD and POR Characteristics
36.8 External Reset Characteristics
36.9 Oscillators and Clocks
36.10 I/O Pin Characteristics
36.11 USART
36.12 SPI
36.13 TWI
36.14 VREF
36.15 ADC
36.16 DAC
36.17 AC
36.18 UPDI Timing
36.19 Programming Time
37 Typical Characteristics
37.1 Power Consumption
37.2 GPIO
37.3 VREF Characteristics
37.4 BOD Characteristics
37.5 ADC Characteristics
37.6 AC Characteristics
37.7 OSC20M Characteristics
37.8 OSCULP32K Characteristics
37.9 TWI SDA Hold Timing
38 Ordering Information
38.1 Product Information
38.2 Product Identification System
39 Package Drawings
39.1 Online Package Drawings
39.2 8-Pin SOIC
39.3 14-Pin SOIC
39.4 Thermal Considerations
40 Errata
40.1 Errata - ATtiny212/214/412/414 Automotive
41 Data Sheet Revision History
41.1 Rev. A - 05/2020
The Microchip Website
Product Change Notification Service
Customer Support
Product Identification System
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service