34.1 Device-Specific Information

Table 34-1. Op Amp Summary Table
Op Amp Module Instances	Clock Input	Peripheral Bus Speed
3	None	Slow (1:4 CPU Clock)

Table 34-2. Op Amp Availability by Device Package
Package	Op Amp Availability
64-Pin	OA1, OA2, OA3
48-Pin	OA1, OA2, OA3
36-Pin	OA1, OA2

Note: The calibration registers FOPAMPLP and FOPAMPHP are placed at 0x007F20F0 and 0x007F2100, respectively. These registers can be read to determine the factory-calibrated trim settings.

DS70005629B

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.