29.6.2 Control B


Bit	31	30	29	28	27	26	25	24
							LINCMD[1:0]
Access							R/W	R/W
Reset							0	0


Bit	23	22	21	20	19	18	17	16
							RXEN	TXEN
Access							R/W	R/W
Reset							0	0


Bit	15	14	13	12	11	10	9	8
			PMODE			ENC	SFDE	COLDEN
Access			R/W			R/W	R/W	R/W
Reset			0			0	0	0


Bit	7	6	5	4	3	2	1	0
		SBMODE				CHSIZE[2:0]
Access		R/W				R/W	R/W	R/W
Reset		0				0	0	0

Bits 25:24 – LINCMD[1:0] LIN Command

These bits define the LIN header transmission control. This field is only valid in LIN Host mode (CTRLA.FORM = USART_FRAME_LINBRKGEN).

These bits will always read back as zero.

Note:

This bit field is write-synchronized: SYNCBUSY.CTRLB must be checked to ensure the CTRLB.LINCMD synchronization is complete.
This bit field is enable-protected.

Value	Name	Description
0x0	NONE	Normal USART transmission
0x1	SOFTWARE_CONTROL_TRANSMIT_CMD	A break field is transmitted when DATA is written
0x2	AUTO_TRANSMIT_CMD	The break, sync, and identifier fields are automatically transmitted when the DATA is written with the identifier

Bit 17 – RXEN Receiver Enable

Writing ‘0’ to this bit will disable the USART receiver. Disabling the receiver will flush the receive buffer and clear the FERR, PERR and BUFOVF bits in the STATUS register.

Writing ‘1’ to CTRLB.RXEN when the USART is disabled will set CTRLB.RXEN immediately.

Writing ‘1’ to CTRLB.RXEN when the USART is enabled will set SYNCBUSY.CTRLB, which will remain set until the receiver is enabled, and CTRLB.RXEN will read back as ‘1’.

Note:

This bit is write-synchronized: SYNCBUSY.CTRLB must be checked to ensure the CTRLB.RXEN synchronization is complete.
This bit is not enable-protected.

Value	Description
0	The receiver is disabled or being enabled
1	The receiver is enabled or will be enabled when the USART is enabled

Bit 16 – TXEN Transmitter Enable

Writing ‘0’ to this bit will disable the USART transmitter. Disabling the transmitter will not become effective until ongoing and pending transmissions are completed.

Writing ‘1’ to CTRLB.TXEN when the USART is disabled will set CTRLB.TXEN immediately.

Writing ‘1’ to CTRLB.TXEN when the USART is enabled will set SYNCBUSY.CTRLB, which will remain set until the transmitter is enabled, and CTRLB.TXEN will read back as ‘1’.

Note:

This bit is write-synchronized: SYNCBUSY.CTRLB must be checked to ensure the CTRLB.TXEN synchronization is complete.
This bit is not enable-protected.

Value	Description
0	The transmitter is disabled or being enabled
1	The transmitter is enabled or will be enabled when the USART is enabled

Bit 13 – PMODE Parity Mode

This bit selects the type of parity used when parity is enabled. The transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The receiver will generate a parity value for the incoming data and parity bit, compare it to the parity bit of the incoming frame and, if a mismatch is detected, STATUS.PERR will be set.