10.1 Architectural Overview

A simplified block diagram of the Reset module is shown in Figure 10-1. Any active source of Reset will make the system Reset signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state.

Figure 10-1. System Reset Block Diagram

Note: Multiple regulators may be instantiated with discrete status bits.