Typical Execution View

The figure below provides the code execution view for both Cortex-M4 cores. AHB to APB, AHB to AHB and matrices are not represented in this view.

Figure 8-4. Execution View

Note:

SRAM0 can also be used as Message Buffer Exchange.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.