Main Clock Control B

Name:
MCLKCTRLB
Offset:
0x01
Reset:
0x11
Access:
Configuration Change Protection
 Bit7 6 5 4 3 2 1 0 PDIV[3:0] PEN Access R/W R/W R/W R/W R/W Reset 1 0 0 0 1

## Bits 4:1 – PDIV[3:0]: Prescaler Division

Prescaler Division

If the Prescaler Enable (PEN) bit is written to ‘1’, this bit field defines the division ratio of the main clock prescaler.

This bit field can be written during run-time to vary the clock frequency of the system to suit the application requirements.

The user software must ensure a correct configuration of input frequency (CLK_MAIN) and prescaler settings, such that the resulting frequency of CLK_PER never exceeds the allowed maximum (see Electrical Characteristics).

ValueDescription
Value Division
0x0 2
0x1 4
0x2 8
0x3 16
0x4 32
0x5 64
0x8 6
0x9 10
0xA 12
0xB 24
0xC 48
other Reserved

## Bit 0 – PEN: Prescaler Enable

Prescaler Enable

This bit must be written '1' to enable the prescaler. When enabled, the division ratio is selected by the PDIV bit field.

When this bit is written to '0', the main clock will pass through undivided (CLK_PER=CLK_MAIN), regardless of the value of PDIV.