4.3.1 FPGA Resource Utilization
(Ask a Question)The following figure shows the reference design resource utilization report under Synthesize in Design Flow window.
The following figure shows the reference design resource utilization report under Synthesize in Design Flow window.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.