42.7.5 Interrupt Enable Clear

This register allows the user to change this register without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set (INTENSET) register.
Name: INTENCLR
Offset: 0x08
Reset: 0x00
Property: PAC Write-Protection

Bit 76543210 
   MC1MC0VLCDIRERROVF 
Access RWRWRWRWRWRW 
Reset 000000 

Bits 4, 5 – MC Channel x Compare Match Disable

Writing a '0' to MCx has no effect.

Writing a '1' to MCx will clear the corresponding Match Channel x Interrupt Disable/Enable bit, which disables the Match Channel x interrupt.

ValueDescription
0 The Match Channel x interrupt is disabled.
1 The Match Channel x interrupt is enabled.

Bit 3 – VLC Velocity Interrupt Disable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Velocity Interrupt Disable/Enable bit, which disables the Velocity interrupt.

This bit has no effect when COUNTER operation mode is selected.

ValueDescription
0 The Velocity interrupt is disabled.
1 The Velocity interrupt is enabled.

Bit 2 – DIR Direction Interrupt Disable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Direction Change Interrupt Disable/Enable bit, which disables the Direction Change interrupt.

This bit has no effect when COUNTER operation mode is selected.

ValueDescription
0 The Direction Change interrupt is disabled.
1 The Direction Change interrupt is enabled.

Bit 1 – ERR Error Interrupt Disable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Error Interrupt Disable/Enable bit, which disables the Error interrupt.

ValueDescription
0 The Error interrupt is disabled.
1 The Error interrupt is enabled.

Bit 0 – OVF Overflow/Underflow Interrupt Disable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the Overflow Interrupt Disable/Enable bit, which disables the Overflow interrupt.

ValueDescription
0 The Overflow interrupt is disabled.
1 The Overflow interrupt is enabled.