4.9.1 AVR Controller Sub-System Overview

The AVR controller sub-system consists of the AVR CPU core, its program memory and a data bus with data memory and peripheral blocks attached. The receive path also has its user interfaces connected to the data bus. The following figure illustrates a block diagram of the ATA8210/15.

Figure 4-30. AVR Controller Sub-System Overview

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.