PIC16(L)F18425/45

9.6.2 CLKRCLK

Clock Reference Clock Selection MUX

Name:	CLKRCLK
Offset:	0x896


Bit	7	6	5	4	3	2	1	0
					CLK[3:0]
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0

Bits 3:0 – CLK[3:0] CLKR Clock Selection bits

Table 9-1. CLKR Clock Sources
CLK	Clock Source
`1111-1011`	Reserved
`1010`	CLC4 OUT
`1001`	CLC3 OUT
`1000`	CLC2 OUT
`0111`	CLC1 OUT
`0110`	NCO1 OUT
`0101`	SOSC
`0100`	MFINTOSC (32 kHz)
`0011`	MFINTOSC (500 kHz)
`0010`	LFINTOSC
`0001`	HFINTOSC (32 MHz)
`0000`	F_OSC

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.