The following
configuration values are valid for all listed bit names of this register:
0: The corresponding interrupt is disabled.
1: The corresponding
interrupt is enabled.
Name:
GFX2D_IM
Offset:
0x18
Reset:
0x00000000
Property:
Read-only
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
Access
Reset
Bit
7
6
5
4
3
2
1
0
IERR
BERR
RERR
EXEND
RBEMPTY
Access
R
R
R
R
R
Reset
0
0
0
0
0
Bit 4 – IERR Illegal Instruction Interrupt Mask Bit
Bit 3 – BERR Write Error Interrupt Mask Bit
Bit 2 – RERR Read Error Interrupt Mask Bit
Bit 1 – EXEND Execution Ended Empty Interrupt Mask Bit
Bit 0 – RBEMPTY Ring Buffer Empty Interrupt Mask Bit
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
