The following
configuration values are valid for all listed bit names of this register:
0: No effect.
1: Enables the corresponding interrupt.
Name:
GFX2D_IE
Offset:
0x10
Reset:
0x00000000
Property:
Write-only
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
Access
Reset
Bit
7
6
5
4
3
2
1
0
IERR
BERR
RERR
EXEND
RBEMPTY
Access
W
W
W
W
W
Reset
0
0
0
0
0
Bit 4 – IERR Illegal Instruction Interrupt Enable Bit
Bit 3 – BERR Write Data Bus Error Interrupt Enable Bit
Bit 2 – RERR Read Data Bus Error Interrupt Enable Bit
Bit 1 – EXEND End of Execution Interrupt Enable Bit
Bit 0 – RBEMPTY Ring Buffer Empty Interrupt Enable Bit
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
