23.2 Design Flow

This chapter describes the design flow for simulating designs with a VHDL VITAL-compliant simulation tool.