24.2.1 Microchip-Verilog Design Flow Illustrated

Figure below shows the design flow for an Microchip device using CAE software, a Verilog simulation tool, and the Designer software.

Figure 24-1. Microchip-Verilog Design Flow