45.4 Functional Description

For each read in SRAM, the ECC is able to correct on the fly a Single bit Error, and detect a Double bit Error (SECDED). This correction process is completely transparent for the user. Therefore, fault injection logic has been added in order to test the ECC logic.