45.4.4 Debug Operation
When the CPU is halted in Debug mode, this peripheral will continue normal operation. In Debug mode, the MCRAMC registers are accessible regardless of the PAC setting.
When the CPU is halted in Debug mode, this peripheral will continue normal operation. In Debug mode, the MCRAMC registers are accessible regardless of the PAC setting.