7.6.8 SMI Timing

This section specifies the serial management interface timing of the device.

Figure 7-8. SMI Timing
Table 7-15. SMI Timing
DescriptionSymbolMinTypMaxUnits
MDC periodtclkp250ns
MDC high timetclkhtclkp * 0.4ns
MDC low timetclkltclkp * 0.4ns
MDIO (read from PHY) output valid from rising edge of MDCtval130ns
MDIO (read from PHY) output invalid from rising edge of MDCtoinvld0ns
MDIO (write to PHY) setup time to rising edge of MDCtsu10ns
MDIO (write to PHY) input hold time after rising edge of MDCtihold10ns