32.8.2 Control B

Name: CTRLB
Offset: 0x04
Reset: 0x00000000
Property: PAC Write-Protection, Enable-Protected, Write-Synchronized

Bit 3130292827262524 
       LINCMD[1:0] 
Access R/WR/W 
Reset 00 
Bit 2322212019181716 
       RXENTXEN 
Access R/WR/W 
Reset 00 
Bit 15141312111098 
   PMODE  ENCSFDECOLDEN 
Access R/WR/WR/WR/W 
Reset 0000 
Bit 76543210 
  SBMODE   CHSIZE[2:0] 
Access R/WR/WR/WR/W 
Reset 0000 

Bits 25:24 – LINCMD[1:0] LIN Command

These bits define the LIN header transmission control. This field is only valid in LIN Host mode (CTRLA.FORM = LIN Host).

These are strobe bits and always reads back as ‘0’.

These bits are not enable-protected.

ValueDescription
0x0Normal USART transmission.
0x1Break field is transmitted when DATA is written.
0x2Break, sync and identifier are automatically transmitted when DATA is written with the identifier.
0x3Reserved

Bit 17 – RXEN Receiver Enable

Writing ‘0’ to this bit disables the USART receiver. Disabling the receiver flushes the receive buffer and clears the FERR, PERR and BUFOVF bits in the STATUS register.

Writing ‘1’ to CTRLB.RXEN when the USART is disabled sets CTRLB.RXEN immediately. When the USART is enabled, CTRLB.RXEN is cleared and SYNCBUSY.CTRLB is set and remains set until the receiver is enabled. When the receiver is enabled, CTRLB.RXEN reads back as ‘1’.

Writing ‘1’ to CTRLB.RXEN when the USART is enabled sets SYNCBUSY.CTRLB, which remains set until the receiver is enabled and CTRLB.RXEN reads back as ‘1’.

This bit is not enable-protected.

ValueDescription
0The receiver is disabled or being enabled.
1The receiver is enabled or is enabled when the USART is enabled.

Bit 16 – TXEN Transmitter Enable

Writing ‘0’ to this bit disables the USART transmitter. Disabling the transmitter will not become effective until ongoing and pending transmissions are completed.

Writing ‘1’ to CTRLB.TXEN when the USART is disabled sets CTRLB.TXEN immediately. When the USART is enabled, CTRLB.TXEN is cleared and SYNCBUSY.CTRLB is set and remains set until the transmitter is enabled. When the transmitter is enabled, CTRLB.TXEN reads back as ‘1’.

Writing ‘1’ to CTRLB.TXEN when the USART is enabled sets SYNCBUSY.CTRLB, which remains set until the transmitter is enabled and CTRLB.TXEN reads back as ‘1’.

This bit is not enable-protected.

ValueDescription
0The transmitter is disabled or being enabled.
1The transmitter is enabled or is enabled when the USART is enabled.

Bit 13 – PMODE Parity Mode

This bit selects the type of parity used when parity is enabled (CTRLA.FORM is ‘1’). The transmitter automatically generates and sends the parity of the transmitted data bits within each frame. The receiver generates a parity value for the incoming data and parity bit, compares it to the Parity mode and, if a mismatch is detected, sets STATUS.PERR.

This bit is not synchronized.

ValueDescription
0Even parity
1Odd parity

Bit 10 – ENC Encoding Format

This bit selects the data encoding format.

This bit is not synchronized.

ValueDescription
0Data is not encoded.
1Data is IrDA encoded.

Bit 9 – SFDE Start of Frame Detection Enable

This bit controls whether the start-of-frame detector wakes up the device when a start bit is detected on the RxD line.

This bit is not synchronized.

SFDEINTEN­SET.RXSINTENSET.RXCDescription
0XXStart-of-frame detection disabled
100Reserved
101Start-of-frame detection enabled. RXC wakes up the device from all Sleep modes.
110Start-of-frame detection enabled. RXS wakes up the device from all Sleep modes.
111Start-of-frame detection enabled. Both RXC and RXS wake up the device from all Sleep modes.

Bit 8 – COLDEN Collision Detection Enable

This bit enables collision detection.

This bit is not synchronized.

ValueDescription
0Collision detection is not enabled.
1Collision detection is enabled.

Bit 6 – SBMODE Stop Bit Mode

This bit selects the number of stop bits transmitted.

This bit is not synchronized.

ValueDescription
0One stop bit
1Two stop bits

Bits 2:0 – CHSIZE[2:0] Character Size

These bits select the number of bits in a character.

These bits are not synchronized.


CHSIZE[2:0]Description
0x08 bits
0x19 bits
0x2-0x4Reserved
0x55 bits
0x66 bits
0x77 bits