2.1.3.2 Internal Power-Up Activation Sequence

  1. Core
  2. Input buffers

Output buffers, after 200 ns delay from input buffer activation

Figure 2-2. I/O State as a Function of VCCxxxxIOBx and VCC Voltage Levels