PIC32CZ CA70/MC70

23.20.2 Clock Switching Waveforms

Figure 23-6. Switch Host Clock (MAIN_CLK) from Slow Clock to PLLx Clock

Figure 23-7. Switch Host Clock (MAIN_CLK) from Main Clock (MAINCK) to Slow Clock

Figure 23-8. Change PLLA Programming

Figure 23-9. Programmable Clock Output Programming

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.