33.7.6 ADCLK
| Name: | ADCLK |
| Address: | 0xF52 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| ADCS[5:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | |||
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | |||
Bits 5:0 – ADCS[5:0] ADC Conversion Clock Select bits
| Value | Description |
|---|---|
| n | ADC Clock frequency = FOSC/(2*(n+1)) |
| Name: | ADCLK |
| Address: | 0xF52 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| ADCS[5:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | |||
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | |||
| Value | Description |
|---|---|
| n | ADC Clock frequency = FOSC/(2*(n+1)) |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.