10.4.2.3.2 Disabling a Peripheral Clock

A peripheral clock is disabled when the Channel Enable bit of the Peripheral Channel Control register (PCHCTRLm.CHEN) is ‘0’. The CHEN bit must be synchronized to the Generic Clock domain. The CHEN bit will remain in its previous state until synchronization is complete. The peripheral clock is gated when disabled.