47.7.6 SPDIF Receiver Interrupt Status Register

Name:	SPDIFRX_ISR
Offset:	0x1C
Reset:	0x00000000
Property:	Read-only


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16

Access
Reset


Bit	15	14	13	12	11	10	9	8
		CP_ERR	PRE_ERR	NRZ_ERR	BLOCKST	SECE	C2SC	C1SC
Access		W	R	R	R	R	R	R
Reset		0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	RXFULL	OVERRUN	PAR_ERR	SFE	BLOCKEND	LOSS	LOCKED	RXRDY
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bit 14 – CP_ERR 16 Consecutive Preamble Errors Interrupt Enable

Bit 13 – PRE_ERR Preamble Error (code violation) Status (cleared on read)

Bit 12 – NRZ_ERR NRZ Biphase Mark Error in payload data (code violation) Status (cleared on read)

Bit 11 – BLOCKST Start of Block Interrupt Status (cleared on read)

Bit 10 – SECE Security Report Interrupt Status (cleared on read)

This flag is set when either WPVS, SEQE or SWE is set in SPDIFRX_WPSR.

Bit 9 – C2SC Bit 0 to 31 Channel 2 Status Change (cleared on read)

Bit 8 – C1SC Bit 0 to 31 Channel 1 Status Change (cleared on read)

Bit 7 – RXFULL Receiver FIFO Full Interrupt Status (cleared on read)

Bit 6 – OVERRUN FIFO Overrun, Interrupt Status (cleared on read)

Bit 5 – PAR_ERR Parity Bit Error Interrupt Status (cleared on read)

Bit 4 – SFE Sampling Frequency Change Event Interrupt Status (cleared on read)

Bit 3 – BLOCKEND End of Block Interrupt Status (cleared on read)

Bit 2 – LOSS Loss of Signal Activity While Locked Interrupt Status (cleared on read)

Bit 1 – LOCKED Receiver Synchronized Interrupt Status (cleared on read)

Bit 0 – RXRDY Receive Data Ready Interrupt Status (cleared when reading SPDIFRX_RHR)

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.