19.2.3.1 SPI in Audio Host Mode Connected to a Codec Client
Figure 19-6 shows the Bit Clock (BCLK) and Left/Right
Channel Clock (LRCK) as generated by the dsPIC33A SPI
module.Figure 19-6. Host Generating its Own Clock
– Output BCLK and LRCK
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
