20.6 Register Summary

For descriptions and definitions of both Register and bitfield properties, refer to Register Properties.


Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	INTENCLR	7:0								CKRDY
		15:8
		23:16
		31:24
0x04	INTENSET	7:0								CKRDY
		15:8
		23:16
		31:24
0x08	INTFLAG	7:0								CKRDY
		15:8
		23:16
		31:24
0x0C	CLKDIV0	7:0	DIV[7:0]
		15:8
		23:16
		31:24
0x10 ... 0x13	Reserved
0x14	CLKDIV1	7:0	DIV[7:0]
		15:8
		23:16
		31:24
0x18 ... 0x3B	Reserved
0x3C	CLKMSK0	7:0					MSK6	MSK5	MSK4	MSK3
		15:8	MSK15	MSK14	MSK13	MSK12			MSK9	MSK8
		23:16		MSK22	MSK21	MSK20	MSK19	MSK18	MSK17	MSK16
		31:24
0x40	CLKMSK1	7:0	MSK7	MSK6	MSK5			MSK2	MSK1	MSK0
		15:8	MSK15	MSK14	MSK13	MSK12	MSK11	MSK10
		23:16					MSK19	MSK18
		31:24
0x44	CLKMSK2	7:0	MSK7	MSK6	MSK5	MSK4		MSK2	MSK1	MSK0
		15:8		MSK14	MSK13	MSK12	MSK11	MSK10	MSK9	MSK8
		23:16
		31:24
0x48	CLKMSK3	7:0	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0
		15:8	MSK15	MSK14	MSK13	MSK12	MSK11	MSK10	MSK9	MSK8
		23:16					MSK19	MSK18	MSK17	MSK16
		31:24
0x4C ... 0x5F	Reserved
0x60	ODOFF	7:0								ODMSK
		15:8
		23:16
		31:24

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.