7.3.4.2.3 Timing Simulation

Perform a timing simulation of your design after placing-and-routing it. Timing simulation requires information extracted from Designer, which overrides unit delays in the compiled Actel VHDL libraries. For information about performing timing simulation, see Timing Simulation and the Innoveda documentation.