7.6.3 Timing Simulation

SpeedWave timing simulation is no longer supported by Actel. To perform timing simulation:

1. Export a VHDL or Verilog netlist and *.sdf file from Actel Designer software
2. Use the HDL netlist and *.sdf file to run timing simulation in other HDL based simulators.