3.11.3.2 Watchdog Reset (WDTRESET)

When the watchdog time-out occurs, a short reset pulse of one clock cycle duration is generated. The delay timer starts counting the time-out period, t_TOUT, on the falling edge of this pulse, as described in AVR Reset Timing. For more information about operating the watchdog timer, see Timer0 – Watchdog/Interval Timer.