3.6.3.6 Pipelined 35 x 35 Multiplier Using Cascade Chain

(Ask a Question)

Math blocks have IL registers accessible to all input and output ports. To implement pipelined multipliers, these IL registers are added to the input or output side of the non-pipelined implementation. These registers are needed for balancing the pipeline latency.

The following figure shows a typical 35 x 35 multiplier implementation with fabric pipeline registers.

Figure 3-14. Pipelined Implementation Using Cascade Chain

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.