41.8.1 Control A

These bits are used to select the capture or compare operation on channel x.

Writing a ‘1’ to CPTENx enables capture on channel x.

Writing a ‘0’ to CPTENx disables capture on channel x.

This bit enables the DMA One-shot Trigger Mode.

Writing a ‘1’ to this bit generates a DMA trigger on the TCC cycle following a TCC_CTRLBSET_CMD_DMAOS command.

Writing a ‘0’ to this bit generates DMA triggers on each TCC cycle.

This bit is not synchronized.

This bit must be set if the TCC counting operation must be synchronized on its Host TCC.

This bit is not synchronized.

This bit is not synchronized.

These bits select if, on re-trigger event, the Counter is cleared or reloaded on either the next GCLK_TCCx clock or on the next prescaled GCLK_TCCx clock. It is also possible to reset the prescaler on the re-trigger event.

These bits are not synchronized.

This bit is used to keep the TCC running in Standby mode.

This bit is not synchronized.

These bits select the Counter prescaler factor.

These bits are not synchronized.

These bits increase the TCC resolution by enabling the dithering options.

These bits are not synchronized.

Due to synchronization, there is a delay from writing CTRLA.ENABLE until the peripheral is enabled/disabled. The value written to CTRLA.ENABLE reads back immediately, and the ENABLE bit in the SYNCBUSY register (SYNCBUSY.ENABLE) is set. SYNCBUSY.ENABLE is cleared when the operation is complete.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit resets all registers in the TCC (except DBGCTRL) to their initial state and the TCC is disabled.

Writing a ‘1’ to CTRLA.SWRST always takes precedence; all other writes in the same write-operation are discarded.

Due to synchronization, there is a delay from writing CTRLA.SWRST until the Reset is complete. CTRLA.SWRST and SYNCBUSY.SWRST will both be cleared when the Reset is complete.