41.8.19 Pattern Buffer

Name: PATTBUF
Offset: 0x64
Reset: 0x0000
Property: Write-Synchronized, Read-Synchronized

Bit 15141312111098 
   PGVB5PGVB4PGVB3PGVB2PGVB1PGVB0 
Access R/WR/WR/WR/WR/WR/W 
Reset 000000 
Bit 76543210 
   PGEB5PGEB4PGEB3PGEB2PGEB1PGEB0 
Access R/WR/WR/WR/WR/WR/W 
Reset 000000 

Bits 8, 9, 10, 11, 12, 13 – PGVBx Pattern Generation Output Value Buffer [x=0..5]

This register is the buffer for the PGV register. If double buffering is used, valid content in this register is copied to the PGVx register on an UPDATE condition.

Bits 0, 1, 2, 3, 4, 5 – PGEBx Pattern Generation Output Enable Buffer [x=0..5]

This register is the buffer of the PGE register. If double buffering is used, valid content in this register is copied into the PGEx register at an UPDATE condition.