26.8.1 Control
Name: | CTRL |
Offset: | 0x00 |
Reset: | 0x0000 |
Property: | PAC Write-Protection, Enable-Protected |
Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
LVLENx3 | LVLENx2 | LVLENx1 | LVLENx0 | ||||||
Access | R/W | R/W | R/W | R/W | |||||
Reset | 0 | 0 | 0 | 0 |
Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
DMAENABLE | SWRST | ||||||||
Access | R/W | R/W | |||||||
Reset | 0 | 0 |
Bits 8, 9, 10, 11 – LVLENxx Priority Level x Enable
When this bit is set, all requests with the corresponding level will be fed into the arbiter block. When cleared, all requests with the corresponding level will be ignored.
For details on arbitration schemes, see Arbitration from Related Links.
These bits are not enable-protected.
Value | Description |
---|---|
0 | Transfer requests for Priority level x will not be handled. |
1 | Transfer requests for Priority level x will be handled. |
Bit 1 – DMAENABLE DMA Enable
Setting this bit will enable the DMA module.
Writing a ‘0
’ to this bit will disable the DMA module.
When writing a ‘0
’ during an ongoing transfer, the bit will not be
cleared until the internal data transfer buffer is empty and the DMA transfer is
aborted. The internal data transfer buffer will be empty once the ongoing burst
transfer is completed.
This bit is not enable-protected.
Value | Description |
---|---|
0 | The peripheral is disabled. |
1 | The peripheral is enabled. |
Bit 0 – SWRST Software Reset
Writing a ‘0
’ to this bit has no effect.
Writing a ‘1
’ to this bit when the DMAC module is disabled
(DMAENABLE bit set to ‘0
’ ), resets all registers in the DMAC
(except DBGCTRL) to their initial state. If either the DMAC or CRC module is enabled,
the Reset request will be ignored and the DMAC will return an access error.
Value | Description |
---|---|
0 | There is no Reset operation ongoing. |
1 | A Reset operation is ongoing. |