36.5.19 SQI BUFFER DESCRIPTOR CONTROL REGISTER
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| K | Write to clear | S | Software settable bit | — | — |
| Name: | BDCON |
| Offset: | 0x134 |
| Reset: | 0x0000 |
| Property: | - |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| START | POLLEN | DMAEN | |||||||
| Access | R/W | R/W | R/W | ||||||
| Reset | 0 | 0 | 0 |
Bit 2 – START Buffer Descriptor Processor Start bit
| Value | Description |
|---|---|
| 1 | Start the buffer descriptor processor |
| 0 | Disable the buffer descriptor processor |
Bit 1 – POLLEN Buffer Descriptor Poll Enable bit
| Value | Description |
|---|---|
| 1 | BDP poll is enabled |
| 0 | BDP poll is not enabled |
Bit 0 – DMAEN DMA Enable bit
| Value | Description |
|---|---|
| 1 | DMA is enabled |
| 0 | DMA is disabled |