Jump to main content
AVR32SD20/28/32 Preliminary Data Sheet
AVR32SD20/28/32 Preliminary Data Sheet
Product Pages
AVR32SD20 AVR32SD28 AVR32SD32
  1. Home
  2. 12 Memories
  3. 12.9 USERROW - User Row
  4. 12.9.1 User Row Summary

  • Introduction
  • Features
  • AVR® SD Family Overview
  • 1 Functional Safety Concept
  • 2 Security Concept
  • 3 Block Diagram
  • 4 Pinout
  • 5 I/O Multiplexing and Considerations
  • 6 Hardware Guidelines
  • 7 Power Supply
  • 8 Conventions
  • 9 BOOTROM - Boot ROM Code
  • 10 AVR® CPU
  • 11 BUSMATRIX - Bus Matrix
  • 12 Memories
    • 12.1 Overview
    • 12.2 Memory Map
    • 12.3 In-System Reprogrammable Flash Program Memory
    • 12.4 Program and Debug Interface Disable (PDID)
    • 12.5 SRAM Data Memory
    • 12.6 EEPROM Data Memory
    • 12.7 SIGROW - Signature Row
    • 12.8 BOOTROW - Boot Row
    • 12.9 USERROW - User Row
      • 12.9.1 User Row Summary
        • 12.9.1.1 User Row

          User Row

    • 12.10 FUSE - Configuration and User Fuses
    • 12.11 LOCK - Memory Sections Access Protection
    • 12.12 I/O Memory
  • 13 Peripherals and Architecture
  • 14 Getting Started with Software Development
  • 15 GPR - General Purpose Registers
  • 16 NVMCTRL - Nonvolatile Memory Controller
  • 17 RAMCTRL - RAM Controller

  • 18 CLKCTRL - Clock Controller
  • 19 SLPCTRL - Sleep Controller
  • 20 RSTCTRL - Reset Controller
  • 21 CPUINT - CPU Interrupt Controller
  • 22 ERRCTRL - Error Controller

  • 23 EVSYS - Event System
  • 24 PORTMUX - Port Multiplexer
  • 25 PORT - I/O Pin Configuration
  • 26 MVIO - Multi-Voltage I/O

  • 27 BOD - Brown-out Detector
  • 28 VREF - Voltage Reference
  • 29 WDT - Watchdog Timer
  • 30 SWDT - Synchronous Watchdog Timer

  • 31 TCA - 16-bit Timer/Counter Type A
  • 32 TCB - 16-Bit Timer/Counter Type B
  • 33 TCD - 12-Bit Timer/Counter Type D
  • 34 RTC - Real-Time Counter
  • 35 USART - Universal Synchronous and Asynchronous Receiver and Transmitter
  • 36 SPI - Serial Peripheral Interface
  • 37 TWI - Two-Wire Interface
  • 38 CRCSCAN - Cyclic Redundancy Check Memory Scan
  • 39 CCL - Configurable Custom Logic
  • 40 AC - Analog Comparator
  • 41 ADC - Analog-to-Digital Converter
  • 42 DAC - Digital-to-Analog Converter
  • 43 ZCD - Zero-Cross Detector
  • 44 UPDI - Unified Program and Debug Interface
  • 45 Instruction Set Summary
  • 46 Electrical Characteristics
  • 47 Characteristics Graphs
  • 48 Ordering Information
  • 49 Package Drawings
  • 50 Data Sheet Revision History
  • Microchip Information

12.9.1 User Row Summary

OffsetNameBit Pos.76543210
0x00USERROW07:0USERROW[7:0]
0x01USERROW17:0USERROW[7:0]
0x02USERROW27:0USERROW[7:0]
0x03USERROW37:0USERROW[7:0]
0x04USERROW47:0USERROW[7:0]
0x05USERROW57:0USERROW[7:0]
0x06USERROW67:0USERROW[7:0]
0x07USERROW77:0USERROW[7:0]

About
Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support
Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links
microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon