23.4.2.4.7 Dual-Slope Critical PWM Generation

Critical mode generation allows the generation of non-aligned centered pulses. In this mode, the period time (T) is controlled by TOP value set in the Period Value bit field in the Period register (PER.PER), while the Compare/Capture value in the Compare/Capture Channel n register (CCn.CC) controls the generated waveform output edge during up-counting, and the CC(n+CC_NUM/2).CC value controls the generated waveform output edge during down-counting.

Figure 23-9. Dual-Slope Critical Pulse Width Modulation (N=CC_NUM)

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.