47.8.15 MCSPI Comparison Register
This register can only be written if the WPEN bit is cleared in the MCSPI Write Protection Mode Register.
| Name: | MCSPI_CMPR |
| Offset: | 0x48 |
| Reset: | 0x00000000 |
| Property: | Read/Write |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| VAL2[15:8] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| VAL2[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| VAL1[15:8] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| VAL1[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
Bits 31:16 – VAL2[15:0] Second Comparison Value for Received Character
| Value | Description |
|---|---|
| 0–65535 |
The received character must be lower than or equal to VAL2 and higher than or equal to VAL1 to set the MCSPI_SR.CMP flag. |
Bits 15:0 – VAL1[15:0] First Comparison Value for Received Character
| Value | Description |
|---|---|
| 0–65535 |
The received character must be higher than or equal to VAL1 and lower than or equal to VAL2 to set the MCSPI_SR.CMP flag. |