When the CPU is halted in Debug mode, the analog portions of the OPAMP peripheral
will continue to operate as before the CPU halt. If the DBGRUN bit is
‘1’ in the DBGCTRL register, the digital interface of the OPAMP
peripheral will also continue operating normally.