This bit field controls the maximum value of a counter that counts CLK_PER cycles to achieve a time interval equal to or larger than 1 μs. It should be written with one less than the number of CLK_PER cycles that are equal to or larger than 1 μs. This is used for the internal timing of the warmup and settling times.