21.3.3 SENTx Control Register 3
Note:
- In Transmit Mode the module will not produce a Pause period with less than 12 ticks, regardless of the FRMTIMESYNCMIN[15:0] value. FRMTIMESYNCMIN[15:0] values beyond 2047 will have no effect on the length of a data frame.
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Gray cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| C | Write to clear | S | Software settable bit | x | Channel number |
| Name: | SENTxCON3 |
| Offset: | 0x0019C8, 0x0019E8 |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| FRMTIMESYNCMIN[15:8] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| FRMTIMESYNCMIN[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
Bits 15:0 – FRMTIMESYNCMIN[15:0]
Module in Transmit Mode (RCVEN = 0):
FRMTIMESYNCMIN[15:0]: This register value specifies the total number of
ticks in a data frame if PPP = 1.(1)
Module in Receive Mode (RCVEN = 1):
FRMTIMESYNCMIN[15:0]: This register value specifies the minimum time limit for a valid Sync period.